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Analytical Modeling and Design of Capacitor Bank
Considering Thermal Coupling Effect
Haoran Wang, Member, IEEE, and Huai Wang, Senior Member, IEEE
Abstract—The inevitable electro-thermal coupling among ca-
pacitors in a bank will lead to non-negligible errors to the
temperature as well as the lifetime prediction of the individual
capacitor. In this paper, the analytical thermal models with
the corresponding design for capacitor banks are proposed
considering the thermal coupling effect. Firstly, a measurement
based lump thermal model and a physical model-based analytical
thermal model are proposed. Then, with the help of the proposed
thermal models, the design method for the thermal matching of
capacitors in a bank is proposed by optimizing the parameters
of individual capacitors, such as the rated parameters and actual
loading. To validate the accuracy of the proposed design, case
studies based on a capacitor bank with nine capacitors are
presented.
I. INTRODUCTION
Capacitors are widely used in power electronic converters
to buffer the pulsating power, filter the harmonics, and support
voltage for stable operation [1–3]. In some applications, they
are also used to provide sufficient energy during the hold-up
time [4, 5]. For these applications where a single capacitor
can not fulfill the voltage rating or capacitance requirements,
the capacitor bank is always used as the energy buffer by
connecting several capacitors in parallel for larger capacitance
or in series for higher voltage rating [6–8].
The design criteria of a capacitor bank depend on the
applications and the user’s requirements. For example, in
the Photovoltaic (PV) applications, the minimum capacitance,
maximum losses, and maximum volume are the essential
factors should be considered [9, 10]. In power supply ap-
plication, except for the factors mentioned above, the energy
storage, differential-mode electromagnetic-interference level,
and weight that should be considered [11, 12]. With more
stringent constraints brought by automotive, aerospace, and
energy industries, the design of capacitor bank encounters the
reliability aspect challenges: a) capacitors are one kind of the
stand-out components in terms of failure rate in field operation
of power electronic systems [13–17]; b) constraints on volume
and thermal dissipation of capacitors with the trends for high
power density and high reliability capacitor banks [18–21]; c)
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cost reduction pressure from the global competition dictates
the minimum design margin of capacitors without undue risk
[22, 23].
In recent years, researchers and capacitor manufactures
have devoted much effort to design for the reliability of
capacitors in high-performance applications. From the research
aspect, thermal modeling and lifetime prediction methods are
proposed to obtain the health status of capacitors. For example,
the physical structure of the capacitor is built to acquire
the thermal model of capacitors [24–29]. Mission profile
based evaluation method is proposed for lifetime prediction by
accumulating damage from long-term loading profile [13, 30].
For reliability performance improvement, researchers propose
the reliability-oriented capacitor sizing and derating design
methods to release the electro-thermal stresses of the capaci-
tors and fulfill different lifetime requirements [31, 32]. From
the capacitor manufacturers aspect, different series products
of capacitors (e.g. long lifetime series, downsize series, and
cooling series) are provided by developing advanced material
or packaging technologies [33]. By using the lower Equivalent
Series Resistance (ESR), lower thermal resistance, or longer
rated lifetime products, the thermal stress, as well as the failure
rate, can be reduced.
All of these methods discussed above are effective and
proposed for the single capacitor. But for capacitor bank, the
direct application of the current methods can not bring the
same benefit in the single capacitor, due to:
a) the capacitor bank is a system with multiple components,
where the interactions among capacitors are existing. The ther-
mal modeling methods in the literature assume the individual
capacitor is standalone, so the temperature distribution is even
in a symmetrical capacitor bank. It ignores the inevitable
electro-thermal coupling effect among capacitors, which re-
sults in the estimation error on temperature and lifetime. In a
real case, the electro-thermal interactions among capacitors
will accelerate the degradation of partial capacitors in the
middle and lead to more severe aging [25]. A few literature
identified the uneven temperature distribution issue by using
Finite Element Method (FEM) simulation and experimental
testing [25, 29], but it is time-consuming. If the capacitors
or layout of the capacitor bank are changed, the FEM model
and testing setup need to be rebuilt, which consume more
than tens of hours. In [34], the authors propose a thermal
modeling method considering the thermal coupling effect,
but the thermal model has to be implemented in the circuit
simulator (e.g., PLECS, Simulink) to solve the nonlinear
equations. It can not be integrated as a function into the
model-based design and optimization. Therefore, the analytical
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thermal modeling method based on mathematical models is
imperative;
b) In a typical capacitor bank implemented with the same
capacitors and symmetrical layout, the uneven temperature dis-
tribution, as well as uneven lifetime distribution, is identified,
due to partial capacitors in the middle have limited surface
area to dissipate the heat. For these applications with partial
capacitors aging severe, if all the capacitors in a bank apply
the same derating design for longer lifetime, over-design will
be seen from the other capacitors with less thermal stress. It
would result in more material waste and higher costs. Different
from a single capacitor, the capacitor bank has more than one
design dimensions, such as the component rating, the stresses
of individual capacitor, the layout of the capacitor bank, and so
on. If these design dimensions can be utilized for optimization,
it is possible to achieve higher reliability on the system-level
with minimum extra cost.
Considering the electro-thermal coupling effect among ca-
pacitors, a lumped thermal model based on the measurement
and a time-efficient analytical thermal model based on physical
characteristics are proposed in this paper. Then, the design
approach to achieve even temperature distribution is proposed
by optimizing the rated parameters and the actual loading
of the individual capacitor. Even though the part of results
have already been presented in conference paper [35], it
is worthwhile to have a comprehensive discussion on the
modeling and optimization of the capacitor bank. Besides, new
results are added including 1) a lumped thermal model for
capacitor bank; 2) a circuit simulator based thermal model
and its implementation for both string layout and rectangle
layout; 3) a time-efficient analytical state-space thermal model
for capacitor bank without the help of FEM simulation; and
4) thermal matching design case studies and benchmarking.
The rest of this paper is as follows: Section II discusses the
existing evaluation and design method for capacitor banks and
their challenges; Section III discusses the proposed thermal
modeling method considering the thermal coupling effect;
Based on the proposed thermal modeling method, Section
IV proposes a thermal matching design for even temperature
distribution; Section V validates the accuracy of the proposed
modeling and design methods, followed by the discussions and
conclusions.
II. EVALUATION AND DESIGN CHALLENGES OF
CAPACITOR BANK
This section presents the typical design and evaluation
methods for capacitor bank. The design challenges and op-
portunities are discussed as follows.
A. Evaluation of Capacitor Bank
For a single capacitor, the hot-spot temperature is given as
[13]
Th = Ta + Ploss(Rhc +Rca) (1)
where Th is the hot-spot temperature, Ta is the ambient
temperature, and Rhc and Rca are the thermal resistances from











Fig. 1. Thermal model of a capacitor bank with two capacitors without
consideration of thermal coupling effect.
ambient temperature Ta is measured at the initial condition
before power injection to the capacitors, which depends on
the global ambient temperature and heat transfer from other
components around the capacitor bank. Ploss is the power loss
of individual capacitor, which is estimated from ESR and ca-
pacitor current. Assuming there are two capacitors connected
in parallel, the thermal model based on the extension of the
single capacitor thermal model is shown in Fig. 1. Ploss,i and
Ploss,j, Th,i and Th,j, and Tc,i and Tc,j are the power loss, hot-
spot temperature, and case temperature of capacitor i and j,
respectively. Rhc,i and Rhc,j, Rca,i and Rca,j are the thermal
resistances of capacitor i and j from the hot-spot to case
and from case to ambient, respectively. Due to the thermal
model of the individual capacitor in the existing literature is
considered standalone, there is no heat transfer between the
two capacitors. For the capacitor bank with the same capacitors
connected in parallel, the temperature distribution is even from
the existing evaluation method.
The lifetime of capacitors can be derived from the following
simplified model, which is popularly applied for electrolytic
and film capacitors [13]:






where L and L0 are the lifetime under the using condition
and testing condition, respectively. V and V0 are the voltage
at using condition and testing condition, respectively. T and T0
are the temperature in Kelvin at using condition and testing
condition, respectively. For electrolytic capacitors, the value
of n typically varies from 3 to 5. For film capacitors, n is
from around 7 to 9.4, which is used by leading capacitor
manufacturers [1]. The application of the lifetime model
results in fixed accumulated damage. It is far from reality
since the capacitor parameter variations and the statistical
properties of the lifetime model are not considered. In the field
operations, the end-of-life of capacitors could vary within a
range due to component parameter tolerances and differences
in the experienced stresses. Therefore, a statistical approach
based on Monte Carlo simulations is applied [13]. Finally, the
distribution of the end-of-life of the capacitors can be obtained,
allowing a lifetime analysis with a specified confidence level.
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Fig. 2. The proposed lumped thermal model for a capacitor bank considering
thermal coupling effect.
B. Challenges and Oppotunities
From the evaluation method presented above, it can be seen
that the lifetime of the individual capacitor in a bank depends
on the stresses of the capacitor itself, which ignores the heat
transfer among the capacitors. When multiple capacitors are
packaged in a bank, there will have heat flowing path among
capacitors, which results in higher hot-spot temperature Th,i
and Th,j as well as more severely aging. This phenomenon
conflicts with the result obtained from the existing evaluation
method in Section II.A., which should be modeled in a time-
efficient way and considered in the design stage.
From the design aspect, all the rated parameters (e.g., L0,
T0 and V0) and actual stresses (e.g., T and V ) in the lifetime
model shown in (2) could be the design variables for the
reliability of capacitor. It is possible to optimize these rated
parameters or actual stresses of the individual component to
achieve the even temperature in a bank, so that the lifetime of
partial aging capacitors can be extended and better reliability
performance on the system level can be obtained with the
minimum extra cost.
III. PROPOSED THERMAL MODELING METHOD
CONSIDERING THERMAL COUPLING EFFECT
To acquire the even temperature distribution in a capacitor
bank, two thermal models are proposed in this section consid-
ering the heat transfer among the capacitors: a lumped thermal
model based on coefficients measurement, and an analytical
thermal model based on the physical structure modeling.
A. A Lumped Thermal Model Based on Measurement
Based on the superposition theory, a lumped thermal model
considering both the self-heating and thermal coupling effect
in a capacitor bank is provided. Two capacitors i and j in a
bank are taken as an example, which is shown in Fig. 2. The
thermal coupling effects are represented by controlled voltage
sources, which are added to the self-heating sources. The
thermal coefficients of the lumped thermal model are extracted
from the measurement in FEM simulation or experiment setup.
Rhc,i and Rhc,j are the thermal resistances from hot-spot to
case. Rca,i and Rca,j are the equivalent thermal resistances
from case to ambient temperature. Rthij and Rthji are the
equivalent thermal coupling resistances between capacitor i to
j. Considering the self-heating and thermal coupling effects,
the general lumped thermal model of the capacitor bank can
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where Th,m, Ta,m, Ploss,n are the hot-spot temperature, local
ambient temperature, and power loss injection of individual
capacitor, respectively. Rthmn are the coupling thermal re-
sistance between capacitors obtained from the measurement.
In particular, Rthmn (m = n) is the self-heating thermal
resistance from hot-spot to ambient. To extract these equivalent
thermal resistances, a step power loss input is applied to each
capacitor individually, and the temperature responses from the
intended monitoring points are extracted. The methodology to
find the thermal response of the capacitor bank is detailed in
the following:
a) The geometry and material information of the capacitor
bank are imported to or drawn in a FEM simulation tool;
b) A step response analysis is performed for all the capaci-
tors, by applying the step current as well as the power loss to
individual capacitor, respectively;
c) Measure the node temperature of interest, such as case
temperature and hot-spot temperature. Identify the self-heating
response of the individual capacitor and its thermal coupling
effect to other capacitors;
d) The extracted temperature response is divided by the
power loss of individual capacitor to calculate the thermal
resistance or thermal impedance between two nodes. The









where Ta and Tb are the temperatures in two adjacent points
and Ploss,i is the power loss of capacitor under testing.
B. An Analytical Thermal Model Based on Physical Modeling
To obtain the temperature distribution more time-efficient,
an analytical model based on the physical structure modeling
of the capacitor bank is provided. In this section, the basic
diagram of the analytical thermal model is introduced at
the beginning. Then, two solutions to obtain the steady-state
temperature of the capacitor bank are provided, which are the
circuit simulator-based method and state-space model-based
method.
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Fig. 4. Description of effective surface area for heat transfer between
capacitors.
1) Structure Diagram of the Analytical Model: The dia-
gram of the proposed analytical thermal model is shown in Fig.
3. For the individual capacitor, Rhc,i and Rhc,j are the thermal
resistances from hot-spot to case, which are determined by
the physical structure of capacitor and assumed constant in
different operating conditions (e.g., electrical loading and
thermal loading) and locations. Rconv,i and Rconv,j are the
thermal resistances from case to ambient for convection heat
transfer, which are loading conditions dependent. The thermal











, where ∆T is the temperature difference be-
tween two hot points Ta and Tb; H is the height of the capac-
itor. Aeffect is the effective surface area for heat dissipation,
which is a key parameter to estimate the transfer heat in a
capacitor bank. For a single capacitor, all the surfaces are
exposed in the ambient air, so that the effective surface area
for heat convection is the whole surface. For the capacitor i
in a bank with two capacitors, only a part of the surface is
exposed in ambient air, while the other parts are faced to the
capacitor j. The effective surface area is defined in Fig. 4,
which can be written as
Aeffect = 2πr
2
i + 2πriH − kθriH (7)
where k is the number of surrounding capacitors with heat
exchange. A view factor θ is considered as a ratio to obtain
the effective surface area from the lateral area, which can be
written as
θ = 2 arcsin
(
rj
ri + dij + rj
)
(8)
where ri and rj are the radius of the capacitor i and j,
respectively. dij is the distance between capacitors.
Beside the convection heat transfer, radiation heat transfer
is also considered as shown in Fig. 3. Rr,i and Rr,j are the
thermal resistances for radiation heat transfer from case to
ambient. The radiant energy exchange between a hot body
with the absolute temperature Ta and an enclosing body with
the absolute temperature Tb is proportional to the difference
in the absolute temperatures to the fourth power
q = εσAeffect(T
4
a − T 4b ) (9)
ε is the emissivity of the surface material. σ is the Stephan-
Boltzman constant.
To represent the heat transfer among capacitors, a new path
for heat transfer, which contains heat conduction and radiation
thermal resistances connected in parallel from capacitor i to
capacitor j, is considered in this thermal structure. Rcond,ij
and Rr,ij are the thermal coupling resistances for conduction
and radiation heat transfer through the air. The heat conduction





hcond is the conduction heat transfer coefficient of the air.
Acoupling is the coupling surface area between capacitors,
which is
Acoupling = θriH (11)
The radiation heat transfer between capacitors can be obtained
from (9) with coupling surface area Acoupling.
From the above discussion, it can be seen that the thermal
coefficients of the proposed thermal model are the node tem-
perature and power loss dependent. Therefore, the fixed linear
thermal resistances can not be used anymore. In order to solve
the nonlinear model and obtain the steady-state temperature
distribution, the circuit based method and state-space model-
based method are proposed and discussed in the following two
sections.
2) Circuit Based Method: Building the thermal model in
circuit simulation (e.g., Simulink and PLECS) is an effi-
cient way to represent the nonlinear thermal impedance and
solve the nonlinear thermal model to obtain the steady-state
temperature distribution. Due to the thermal coefficients for
heat conduction, convection, and radiation in the proposed
thermal model are nonlinear and temperature-dependent, the
commonly used constant thermal resistor in the circuit simu-
lation can not be used anymore. The proposed circuit based
thermal model is shown in Fig. 5, which can be represented
in two forms depending on the implementation of nonlinear
thermal resistances. In Fig. 5(a), a current control voltage
source is used to represent Rca,i and Rca,j. Based on the
power loss flowing through the nonlinear resistors, the case
temperature can be calculated from the nonlinear equations
in (6) and (9). The thermal coupling resistance Rthij (i 6= j)
is also temperature and power loss dependent, which should
be a nonlinear resistor. The possible choices to represent the
nonlinear resistors in the circuit simulation are the voltage
control current source and current control voltage source.
Due to Tc,i and Tc,j have already been represented by the
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(b) Circuit based thermal model type II.
Fig. 5. Circuit based thermal models for capacitor bank by using control-















(a) Three-terminal thermal model for 
single capacitor.
(b) Two-terminal thermal model for thermal 
coupling connection.
Fig. 6. Basic modules of capacitors and connection to implement the circuit
based thermal model in circuit simulation.
voltage source, the terminal temperatures of Rthij are clamped.
Therefore, Rthij could only be a voltage control current source
as shown in Fig. 5(a). On the other way, if the thermal
resistances from case to ambient are represented by voltage
control current sources as shown in Fig. 5(b), the transfer
heat for self-heating of the individual capacitor, and the
transfer heat among capacitors are determined. At this time,
the thermal coupling resistances Rthij could only be a current
control voltage source, as shown in Fig. 5(b). In the following
discussion, the structure in Fig. 5(a) is taken as an example to
study the implementation of a thermal model for the different
layout of capacitor bank.
In circuit simulation, the thermal model of a single capacitor
is packaged as a three-terminal module as shown in Fig.
Type I
(a) Types of cell in thermal model for string layout.





Fig. 7. Scalable circuit based thermal model for string layout capacitor bank.
(a) Types of cell in thermal model for rectangle layout.




Type I Type II Type III Connection
Fig. 8. Scalable circuit based thermal model for rectangle layout capacitor
bank.
6(a). It can extend for a capacitor bank by using multiple
modules connected through a two-terminal thermal coupling
resistor module as shown in Fig. 6(b). In different physical
implementations, the basic simulation modules have different
thermal coefficients depending on the locations and layout.
For the string layout capacitor bank as shown in Fig. 7, three
basic modules are packaged for the scalable implementation.
The first two, Type I and Type II, are the thermal models of
capacitors for the corner and middle locations as shown in Fig.
7(a). They have the same structure as the one in Fig. 5(a),
but the effective surface area and the coupling surface area
are different. The corner capacitor has one side faced to the
neighbor capacitor, and the middle capacitor has two sides.
The corresponding Aeffective and Acoupling can be acquired
from (7) and (11). The other basic module is the connection to
represent the thermal coupling effect between capacitors from
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case to case. By using these three basic modules, the thermal
model of the string layout capacitor bank with different
numbers of capacitors can be built as shown in Fig. 7(b).
For the rectangle layout capacitor bank, four basic simulation
modules to represent the thermal models are implemented as
shown in Fig. 8(a). The corner capacitor, border capacitor, and
middle capacitor have one side, three sides, and four sides
faced to the neighbor capacitors, respectively, therefore, the
coupling surface area should be updated accordingly. By using
these capacitor modules and connection module, the thermal
model of the rectangle layout capacitor bank with scalable
numbers of capacitors can be built as shown in Fig. 8(b). After
running the circuit simulation, the temperature distribution can
be obtained.
3) State-space Model-based Method: The temperature dis-
tribution can also be described in the state-space thermal
model and acquired from iterative computations, because
the nonlinear thermal resistances need to be updated with
instantaneous temperature. In this section, firstly, the state-
space model for thermal dynamics is proposed. Then, the
flowchart for iterations is provided to derive the steady-state
temperature distribution.
For capacitor j, an energy balance equation can be built at









(Tca,i − Tca,j) + Ploss,j (12)
(j = 1, ...,m)
where Ploss,j represents the heat injection related to the node.
Tca,j represents the case temperature. Rthi,j represents the ther-
mal resistance between cases. Cth,j represents the equivalent
heat capacity of the node, which is ignored for the steady-
state temperature estimation. For the capacitor bank with m
order differential equations, the thermal dynamics of the case
temperature can be expressed with a matrix representation,
dT
dt
= AT +BU (13)
where T represents the node temperatures from case to ambi-
















1 0 ... 0
0 1 ... 0
...










... ... ... ...



































C1 C2 C3 Ci



























Fig. 10. Diagram of thermal coupling capacitors in rectangle layout.
where Rcam,n is the coupling thermal resistance between
capacitors. In particular, Rcam,n (m = n) is the self-heating
thermal resistance from the case to ambient. The temperature













Rhc1 0 ... 0
0 Rhc2 ... 0
...








where Rhcm is the thermal resistance from the hot-spot to
case. Th,m is the hot-spot temperature of the capacitor. The
key challenge in the state-space thermal model is to identify
the thermal matrix A in (13) for different layouts.
For the string layout of the capacitor bank as shown in Fig.
9, C1 and Cm are the corner capacitors, which have the same
effective surface area (one side faced to neighbor capacitor)
and the same self-heating thermal resistance for Rca1,1 and
Rcam,m . Ci (1 < i < m) are the middle capacitors with the
same effective surface area (two sides faced to neighbor capac-
itor) and the same thermal resistance for Rcai,i (1 < i < m).
Then, the self-heating thermal matrix A1 can be obtained
by inserting corner capacitor thermal coefficients to A1(1, 1)
and A1(m,m), and middle capacitor thermal coefficients to
A1(i, i). From the string layout as shown in Fig. 9, it can be
seen that Ci has heat transfer with Ci−1 and Ci+1. Therefore,
by inserting the thermal coupling coefficient to A2(i, i−1) and
A2(i, i+ 1), the thermal coupling matrix A2 can be obtained,
which is shown in Appendix. For the rectangle layout as
shown in Fig. 10, three types of capacitor thermal models
need to be identified for the thermal matrix according to the
effective surface area. The capacitor located at (i,j) in Fig. 10
is the capacitor Ci(j−1)+i. The corner capacitors located in
(1, 1), (1, j), (i, 1) and (i, j) have two sides faced to neighbor
capacitors, the border capacitors located in (1, :), (j, :), (:, 1)
and (:, j) have three sides faced to neighbor capacitors, and the
middle capacitors at the other locations have four sides faced
to neighbor capacitors. Then, the self-heating thermal matrix
A1 can be obtained depending on the corresponding locations.
According to Fig. 10, it can be seen that capacitor C(j−1)+i
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Fig. 11. Flowchart for iterations of the state-space thermal model to obtain the steady-state temperature distribution of capacitor bank.
has four surrounding capacitors for heat transfer, which are
the capacitors Ci(j−1)+i−1, Ci(j−1)+i+1, Ci(j−1)+i−j and
Ci(j−1)+i+j . Therefore, by inserting the thermal coupling
resistances to the interact locations, the thermal coupling
matrix A2 can be obtained and shown in the Appendix.
The state-space model discussed above describes the instan-
taneous temperature distribution of the capacitor bank. To de-
rive the steady-state temperature distribution, a flowchart based
on the state-space thermal model for iterations is provided as
shown in Fig. 11. The input of the flowchart is the physical
characteristics of the individual capacitor, the layout of the
capacitor bank, and the initial temperature of the system. By
loading the system parameters, the state-space thermal model
can be constructed for a specific layout. Through a number of
iterations, the case temperature and hot-spot temperature will
be stabilized, and then the steady-state temperature distribution
can be obtained.
IV. DESIGN FOR THERMAL MATCHING CONSIDERING THE
THERMAL COUPLING EFFECT
Thermal modeling of the capacitor bank describes the
uneven temperature distribution in the capacitor bank, which
will result in partial capacitors aging earlier. From the lifetime
model shown in (2), it can be seen that the rated parameters
(e.g, rated lifetime, rated voltage, rated testing temperature)
and the actual stresses (e.g., voltage stress and thermal stress)
are the key factors to the lifetime. By optimizing the rated
parameters or actual stresses of the individual capacitor, it is
possible to balance the temperature as well as the lifetime in
a bank.
For a capacitor bank with specified rated voltage V0, rated
testing temperature T0, rated lifetime L0, and actual voltage
V , the thermal loading Th is the only design variable to the
lifetime, which is determined by the current spectrum and the
ESR of the capacitor. The current flowing through individual
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capacitor depends on the capacitance (or impedance at the
specified frequency) of each, because of the current sharing
among capacitors. The current of capacitor i is written as
ICi = IAB
Ci
C1 + C2 + ...Cm
(17)
where m is the number of capacitors in a bank, Ci is the
capacitance, and IAB is the total current of the capacitor bank.






where tan δi is the Dissipation Factor (DF) and δi is the loss
angle. Based on above equations, the power loss of individual




tan δi × I2AB
(C1 + C2 + ...Cm)2s
(19)
It can be seen that the power loss of capacitor is linear with
Ci. By changing the capacitance of the individual capacitor,
the corresponding heat injection will change accordingly as
well as the temperature distribution. Worth to be noticed,
in the same series of products, the size of capacitor is
normally changed with the capacitance, which will affect
the thermal impedance because of the heat dissipation area
variation. Therefore, the thermal matching method should
hybrid different downsize series products, which can provide
various capacitance products with the same size. At this time,
power loss is the only design variable corresponding to the
hot-spot temperature of the individual capacitor. From above
discussion, the thermal matching optimization model and the
design constraints can be defined as
min.{X}
X =
[Tca,1(C1, C2...Cm)− T̄ ]2 + [Tca,2(C1, C2...Cm)− T̄ ]2
m
+...[Tca,m(C1, C2...Cm)− T̄ ]2
m
T̄ =








C1 + C2 + ...Cm
)2
ESRi (i = 1, 2...m)
Ploss = Ploss,1 + Ploss,2 + ...Ploss,m
(20)
where X is the temperature variances of the capacitors. T̄
is the average temperature. The optimization variables are the
capacitance of the individual capacitor. The optimization target
is to minimize the temperature difference among capacitors.
The constraint is to keep the same total power loss, which
can also be to keep the same capacitance depending on appli-
cations. When the temperature difference among capacitors is
zero, the capacitance for the individual capacitor in a bank can
be acquired for even temperature distribution as well as even
lifetime. Worth to notice, the voltage-dependent characteristics
of the capacitor have an impact on the component sizing of
the proposed design method. Therefore, the capacitance used
in this method should be based on a specified voltage, which




(a) FEM simulation results of temperature distribution.
(b) Experimental results of temperature distribution.
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Fig. 13. Comparison of temperature estimation among experiment, FEM
simulation and proposed analytical thermal model.
V. VALIDATION OF THE PROPOSED THERMAL MODELING
AND DESIGN METHOD FOR THERMAL MATCHING
A. Thermal Model Verification
In order to verify the effectiveness of the proposed thermal
model considering the thermal coupling effect, a capacitor
bank with nine capacitors is investigated as a case study. NCC-
KMQ series 450 V/ 470 µF/ 2000 hours electrolytic capacitors
from Nippon Chemi-Con are used to implement the capacitor
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Capacitor at the middle
Capacitor at the corner
Capacitor at the border
5 years
Fig. 14. Lifetime estimation results of the capacitor bank with nine capacitors
(NCC-KMQ series 450 V/ 470 µF/ 2000 hours) based on the method in [13],
where n=8.
bank. For the individual capacitor, the diameter is 40 mm and
the height is 45 mm. The distance between the two capacitors
is 2 mm. Chroma 11800 capacitor ripple current tester is
used to inject 100 Hz ripple current to the capacitor bank.
The current is shared among the nine capacitors connected in
parallel, and the power dissipation for the individual capacitor
is 0.96 W. The ambient temperature during the test is 25 ◦C.
The proposed analytical thermal model is implemented
in Matlab R2018a. The temperature distribution from the
analytical model can be obtained in 5 seconds, while the FEM
simulation takes 12 minutes. The results from the experiment
and FEM simulation are shown in Fig. 12. The capacitors
in the middle have the highest temperature in both cases,
and the temperature difference between the middle and corner
capacitors is around 2.5 degrees. The comparison between the
proposed analytical model and the testing results are shown
in Fig. 13 (a). Type I, II, and III are the corner, border, and
middle capacitors in the capacitor bank. It can be seen that the
estimated temperature from the proposed model is compatible
with the simulation and experimental results. The deviation
comparison among the three cases are shown in Fig. 13 (b),
where the errors are within 10 %. The reason for the estimated
error could be that the heat conduction from the pins of the
capacitor to PCB board is ignored in simulation and analytical
model, which could result in higher thermal resistance as well
as higher temperature.
B. Verification of Design Method for Thermal Matching
Applying the same ripple current to the capacitor bank,
the temperature distribution of the capacitor bank with a
symmetrical layout and the same capacitors are shown in Fig.
12, where the difference between the highest and the lowest
temperature is 2.5 degree, which leads to 17.5 % lifetime dif-
ference as shown in Fig. 14. By applying the proposed thermal
matching design, the capacitance for the individual capacitor
is able to be optimized for even temperature distribution, while
the total power loss still keeps on the same level. Fig. 15 shows
the capacitance of the individual capacitor in conventional
design and proposed thermal matching design. The “Optimized
solution” in Fig. 15 is the ideal capacitance used for the
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Fig. 15. Capacitance and hot-spot temperature of individual capacitor in
conventional symmetrical design and the proposed thermal matching design.
38.4 degree 38.4 degree
Fig. 16. Simulation results of a capacitor bank with proposed thermal
matching design.
the available product in the market which can also fulfill the
ideal optimization results. The capacitor bank with NCC-KMZ
(EKMZ451VSN681MR50S) 450 V/ 680 µF×4, NCC-KMW
(EKMW451VSN561MR50S) 450 V/ 560 µF×4 and NCC-
KMQ (EKMQ451VSN391MR50S) 450 V/390 µF×1 capac-
itors are implemented for simulation and experiment, where
the results are shown in Fig. 16 and Fig. 17, respectively. It
shows that the temperature distribution among capacitors is
even and the physical characteristics of the capacitor bank are
on the same level.
VI. DISCUSSIONS
The thermal modeling method based on measurement in
Section III. A is a generic method, which can be applied to
different power electronic components and systems to acquire
the temperature distribution, due to the measurement-based
method to extract the thermal coefficients is independent with
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Fig. 17. Experimental results of a capacitor bank with the proposed thermal
matching design.
the system structures, cooling system, and component param-
eters. Different from that, the analytical thermal modeling
method proposed in Section III.B is effective for the capacitor
bank with a cylinder capacitor and nature cooling only. It
can be extended to other package capacitors, but the thermal
resistances need to be updated based on the shape, surface
area, surface material, and so on. For the forced air cooling or
other cooling solutions, the model needs to be rebuild based
on the cooling mechanisms and system structure.
In order to balance the temperature as well as the lifetime
distribution, the design method is proposed in Section IV and
demonstrated in a capacitor bank with natural cooling. But
this method is not limited in the natural cooling condition.
For example, in the capacitor bank with forced air cooling,
the capacitors far away from the fans are stressed with higher
temperatures and vice versa. By optimizing the parameters
of the individual capacitor in a bank, it is able to reduce
the temperature as well as the failure rate of the capacitors
which are far away from the cooling source, to achieve
even temperature and lifetime distribution. Future research
efforts are expected, in terms of modeling and design for the
reliability of capacitor bank with different cooling solutions.
VII. CONCLUSIONS
This paper proposes the modeling and design methods for
the capacitor bank considering the thermal coupling effect.
A lumped thermal model based on the measurement is pro-
posed firstly, which is independent with the system structures,
cooling system, and component parameters. For more time-
efficient thermal modeling, an analytical model is proposed
with programmable capability. Moreover, the design method
for thermal matching is provided by optimizing the rated
parameters or the actual stresses of individual capacitor. From
the case study, the following conclusions can be drawn:
1) The proposed thermal model can be used to estimate
the temperature distribution in a capacitor bank with natural
cooling. It takes 5 seconds only, which is more time-efficient
compared with FEM simulation with tens of minutes. Mean-
while, the estimation error is lower than 10 % with acceptable
accuracy;
2) The thermal matching design is able to balance the
thermal stresses as well as the lifetime among capacitors in a
bank by optimizing the capacitance of individual capacitors,
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